View FSEZ1317_4592842.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
May 2010
FSEZ1317 (EZ-PSR for 2-Chip Product) Primary-Side-Regulation PWM with POWER MOSFET Integrated
Features
Low Standby Power Under 30mW High-Voltage Startup Fewest External Component Counts Constant-Voltage (CV) and Constant-Current (CC) Control without Secondary-Feedback Circuitry Green-Mode: Linearly Decreasing PWM Frequency Fixed PWM Frequency at 50kHz with Frequency Hopping to Solve EMI Problem Cable Compensation in CV Mode Peak-Current-Mode Control in CV Mode Cycle-by-Cycle Current Limiting VDD Over-Voltage Protection with Auto Restart VDD Under-Voltage Lockout (UVLO) Gate Output Maximum Voltage Clamped at 15V Fixed Over-Temperature Protection with Auto Restart Available in the 7-Lead SOP and DIP Packages
Description
This third-generation Primary Side Regulation (PSR) and highly integrated PWM controller provides several features to enhance the performance of low-power flyback converters. The proprietary topology, TRUECURRENTTM, of FSEZ1317 enables precise CC regulation and simplified circuit design for batterycharger applications. A low-cost, smaller, and lighter charger results, as compared to a conventional design or a linear transformer. To minimize standby power consumption, the proprietary green mode provides off-time modulation to linearly decrease PWM frequency under light-load conditions. Green mode assists the power supply in meeting power conservation requirements. By using the FSEZ1317, a charger can be implemented with few external components and minimized cost. A typical output CV/CC characteristic envelope is shown in Figure 1.
Applications
Battery chargers for cellular phones, cordless phones, PDA, digital cameras, power tools, etc. Replaces linear transformers and RCC SMPS Figure 1. Typical Output V-I Characteristic
Ordering Information
Part Number
FSEZ1317MY FSEZ1317NY
Operating Temperature Range
-40C to +105C -40C to +105C
Package
7-Lead, Small Outline Package (SOP-7) 7-Lead, Dual Inline Package (DIP-7)
Packing Method
Tape & Reel Tube
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4
www.fairchildsemi.com
FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
Application Diagram
Rsn L1 Rsn2 D1 RF AC Input D2 D3 Rsn1 C1 C2 CVDD DFa CVS
2 VDD 7 HV VS 5 DRAIN 8 1
Csn2
T1 Csn DF CO1 Dsn CO2 Rd DC Output
D4
R1
R2
CS 3 GND
COMR 4
RSENSE
CCR
Figure 2. Typical Application
Internal Block Diagram
Figure 3. Functional Block Diagram
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4 www.fairchildsemi.com 2
FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
Marking Information
F: Fairchild Logo Z: Plant Code X: 1-Digit Year Code Y: 1-Digit Week Code TT: 2-Digit Die Run Code T: Package Type (M=SOP, N=DIP) P: Y=Green Package M: Manufacture Flow Code
Figure 4. Top Mark
Pin Configuration
Figure 5. SOP and Dip Pin Configuration
Pin Definitions
Pin #
1 2 3 4 5 7 8
Name
CS VDD GND COMR VS HV DRAIN
Description
Current Sense. This pin connects a current-sense resistor, to detect the MOSFET current for peak-current-mode control in CV mode, and provides the output-current regulation in CC mode. Power Supply. IC operating current and MOSFET driving current are supplied using this pin. This pin is connected to an external VDD capacitor of typically 10F. The threshold voltages for startup and turn-off are 16V and 5V, respectively. The operating current is lower than 5mA. Ground Cable Compensation. This pin connects a 1F capacitor between the COMR and GND pins for compensation voltage drop due to output cable loss in CV mode. Voltage Sense. This pin detects the output voltage information and discharge time based on voltage of auxiliary winding. High Voltage. This pin connects to bulk capacitor for high-voltage startup. Driver Output. Power MOSFET drain. This pin is the high-voltage power MOSFET drain.
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4
www.fairchildsemi.com 3
FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.
Symbol
VHV VVDD VVS VCS VCOMV VCOMI VDS ID IDM EAS IAR PD JA JT TJ TSTG TL ESD HV Pin Input Voltage DC Supply Voltage
(1,2)
Parameter
Min.
Max.
500 30
Units
V V V V V V V A A A mJ A mW C/W C/W C/W C/W C C C V
VS Pin Input Voltage CS Pin Input Voltage Voltage Error Amplifier Output Voltage Current Error Amplifier Output Voltage Drain-Source Voltage Continuous Drain Current Pulsed Drain Current Single Pulse Avalanche Energy Avalanche Current Power Dissipation (TA50C) Thermal Resistance (Junction-to-Air) Thermal Resistance (Junction-to-Case) Operating Junction Temperature Storage Temperature Range Lead Temperature (Reflow, 3 Cycles) Electrostatic Discharge Capability (Except HV Pin) Human Body Model, JEDEC-JESD22_A114 Charged Device Model, JEDEC-JESD22_C101 SOP DIP SOP DIP TA=25C TA=100C
-0.3 -0.3 -0.3 -0.3
7.0 7.0 7.0 7.0 700 1 0.6 4 50 1 660 150 95 39 25
-40 -55
+150 +150 +260 3500 1250
Notes: 1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. 2. All voltage values, except differential voltages, are given with respect to the GND pin.
Recommended Operating Conditions
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.
Symbol
TA
Parameter
Operating Ambient Temperature
Min.
-40
Max.
+105
Units
C
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4
www.fairchildsemi.com 4
FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
Electrical Characteristics
Unless otherwise specified, VDD=15V and TA=25.
Symbol
VDD Section VOP VDD-ON VDD-OFF IDD-OP IDD-GREEN VDD-OVP VDD-OVP-HYS tD-VDDOVP VHV-MIN IHV IHV-LC
Parameter
Continuously Operating Voltage Turn-On Threshold Voltage Turn-Off Threshold Voltage Operating Current Green-Mode Operating Supply Current VDD Over-Voltage-Protection Level (OVP) Hysteresis Voltage for VDD OVP VDD Over-Voltage-Protection Debounce Time Minimum Startup Voltage on HV Pin Supply Current Drawn from HV Pin Leakage Current after Startup
Conditions
Min.
Typ.
Max. Units
23 V V V mA mA V 2.5 300 50 V s V mA A
15 4.5
16 5.0 2.5 0.95 24
17 5.5 5.0 1.20
1.5 50
2.0 200
HV Startup Current Source Section VDC=100V HV=500V, VDD= VDDOFF+1V 47 1.5 1.5 0.96 3.0 3.00
Oscillator Section fOSC fOSC-N-MIN fOSC-CM-MIN fDV fDT Frequency Center Frequency Frequency Hopping Range 50 2.0 370 13 VDD=10~25V, TA=-40C to 105C 10 RVS=20k 1.4 90 700 850 0.8 2.475 fOSC-2kHz fOSC=1kHz 2.475 2.500 2.5 0.4 2.500 0.75 2.525 2.525 200 1050 1 2 15 53 2.5 kHz Hz kHz % %
Minimum Frequency at No-Load Minimum Frequency at CCM Frequency Variation vs. VDD Deviation Frequency Variation vs. Temperature Deviation
Voltage-Sense Section Itc VBIAS-COMV tPD tMIN-N VTH VVR VN VG VIR VCOMR IC Bias Current Adaptive Bias Voltage Dominated by VCOMV Propagation Delay to GATE Output Minimum On Time at No-Load Threshold Voltage for Current Limit Reference Voltage Green-Mode Starting Voltage on EA_V Green-Mode Ending Voltage on EA_V Reference Voltage COMR Pin for Cable Compensation A V ns ns V V V V V V
Current-Sense Section
Voltage-Error-Amplifier Section
Current-Error-Amplifier Section Cable Compensation Section
Continued on the following page...
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4
www.fairchildsemi.com 5
FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
Electrical Characteristics (Continued)
Unless otherwise specified, VDD=15V and TA=25.
Symbol
Internal MOSFET Section DCYMAX BVDSS
(3)
Parameter
Maximum Duty Cycle Drain-Source Breakdown Voltage
Conditions
Min.
70
Typ.
75
Max.
80
Units
% V
ID=250A, VGS=0V ID=250A, Referenced to TA=25C ID=0.5A, VGS=10V
700
BVDSS/TJ
Breakdown Voltage Temperature Coefficient
0.53
V/C
RDS(ON) IS
Static Drain-Source On-Resistance Maximum Continuous Drain-Source Diode Forward Current
13
16 1
A A A ns ns pF pF C
IDSS
Drain-Source Leakage Current
VDS=700V, TA=25C VDS=560V, TA=100C VDS=350V, ID=1A, (4) RG=25 VGS=0V, VDS=25V, fS=1MHz 10 20 175 23
(5)
10 100 30 50 200 25
tD-ON tD-OFF CISS COSS TOTP
Turn-On Delay Time Turn-Off Delay Time Input Capacitance Output Capacitance Threshold Temperature for OTP
Over-Temperature-Protection Section +140 Notes: 3. These parameters, although guaranteed, are not 100% tested in production. 4. Pulse test: pulsewidth 300s, duty cycle 2%. 5. When the Over-temperature protection is activated, the power system enter latch mode and output is disabled.
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4
www.fairchildsemi.com 6
FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
Typical Performance Characteristics
17 5.5
16.6
5.3
16.2
VDD_OFF (V)
-40 -30 -15 0 25 50 75 85 100 125
VDD_ON (V)
5.1
15.8
4.9
15.4
4.7
15
4.5 -40 -30 -15 0 25 50 75 85 100 125
Temperature (C)
Temperature (C)
Figure 6.
Turn-On Threshold Voltage (VDD-ON) vs. Temperature
Figure 7.
Turn-Off Threshold Voltage (VDD-OFF) vs. Temperature
5
54
4.2
52
IDD_OP (mA)
3.4
Fosc (KHz)
-40 -30 -15 0 25 50 75 85 100 125
50
2.6
48
1.8
46
1
44 -40 -30 -15 0 25 50 75 85 100 125
Temperature (C)
Temperature (C)
Figure 8.
Operating Current (IDD-OP) vs. Temperature
Figure 9.
Center Frequency (fOSC) vs. Temperature
2.525
1.2
2.515
1.12
VVR (V)
2.505
IDD_Green (mA)
-40 -30 -15 0 25 50 75 85 100 125
1.04
2.495
0.96
2.485
0.88
2.475
0.8 -40 -30 -15 0 25 50 75 85 100 125
Temperature (C)
Temperature (C)
Figure 10. Reference Voltage (VVR) vs. Temperature
Figure 11. Green Mode Operating Supply Current (IDD-GREEN) vs. Temperature
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4
www.fairchildsemi.com 7
FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
Typical Performance Characteristics (Continued)
450
15
420
14.2
390
Fosc_CM_MIN (KHz)
Fosc_Green (Hz)
13.4
360
12.6
330
11.8
300 -40 -30 -15 0 25 50 75 85 100 125
11 -40 -30 -15 0 25 50 75 85 100 125
Temperature (C)
Temperature (C)
Figure 12. Minimum Frequency at No Load (fOSC-N-MIN) vs. Temperature
Figure 13. Minimum Frequency at CCM (fOSC-CM-MIN) vs. Temperature
3
1050
2.4
980
TMIN_N (ns)
IHV (mA)
1.8
910
1.2
840
0.6
770
0 -40 -30 -15 0 25 50 75 85 100 125
700 -40 -30 -15 0 25 50 75 85 100 125
Temperature (C)
Temperature (C)
Figure 14. Supply Current Drawn from HV Pin (IHV) vs. Temperature
Figure 15. Minimum On Time at No Load (tMIN-N) vs. Temperature
2.55
0.65
2.52
0.56
Vn (V)
2.46
Vg (V)
-40 -30 -15 0 25 50 75 85 100 125
2.49
0.47
0.38
2.43
0.29
2.4
0.2 -40 -30 -15 0 25 50 75 85 100 125
Temperature (C)
Temperature (C)
Figure 16. Green Mode Starting Voltage on EA_V (VN) vs. Temperature
Figure 17. Green Mode Ending Voltage on EA_V (VG) vs. Temperature
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4
www.fairchildsemi.com 8
FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
Typical Performance Characteristics (Continued)
11 10.5 10 1.5
1.42
VBIAS_COMV (V)
-40 -30 -15 0 25 50 75 85 100 125
ITC (uA)
1.34
9.5 9 8.5 8
1.26
1.18
1.1 -40 -30 -15 0 25 50 75 85 100 125
Temperature (C)
Temperature (C)
Figure 18. IC Bias Current (Itc) vs. Temperature
Figure 19. Adaptive Bias Voltage Dominated by VCOMV (VBIAS-COMV) vs. Temperature
0.82 0.815 0.81
3 2.5 2 1.5 1 0.5 0 -40 -30 -15 0 25 50 75 85 100 125 -40 -30 -15 0 25 50 75 85 100 125
0.805 0.8 0.795 0.79
Temperature (C)
IHV_LC (uA)
VTH (V)
Temperature (C)
Figure 20. Threshold Voltage for Current Limit (VTH) vs. Temperature
Figure 21. Leakage Current after Startup (IHV-LC) vs. Temperature
0.82 0.8
80
78
DCYMax (%)
-40 -30 -15 0 25 50 75 85 100 125
VCOMR (V)
0.78 0.76 0.74 0.72 0.7
76
74
72
70 -40 -30 -15 0 25 50 75 85 100 125
Temperature (C)
Temperature (C)
Figure 22. Variation Test Voltage on COMR Pin for Cable Compensation (VCOMR) vs. Temperature
Figure 23. Maximum Duty Cycle (DCYMAX) vs. Temperature
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4
www.fairchildsemi.com 9
FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
Functional Description
Figure 24 shows the basic circuit diagram of primaryside regulated flyback converter, with typical waveforms shown in Figure 25. Generally, discontinuous conduction mode (DCM) operation is preferred for primary-side regulation because it allows better output regulation. The operation principles of DCM flyback converter are as follows: During the MOSFET on time (tON), input voltage (VDL) is applied across the primary-side inductor (Lm). Then MOSFET current (Ids) increases linearly from zero to the peak value (Ipk). During this time, the energy is drawn from the input and stored in the inductor. When the MOSFET is turned off, the energy stored in the inductor forces the rectifier diode (D) to be turned on. While the diode is conducting, the output voltage (Vo), together with diode forward-voltage drop (VF), is 2 applied across the secondary-side inductor (LmxNs / 2 Np ) and the diode current (ID) decreases linearly from the peak value (IpkxNp/Ns) to zero. At the end of inductor current discharge time (tDIS), all the energy stored in the inductor has been delivered to the output. When the diode current reaches zero, the transformer auxiliary winding voltage (Vw) begins to oscillate by the resonance between the primary-side inductor (Lm) and the effective capacitor loaded across the MOSFET. During the inductor current discharge time, the sum of output voltage and diode forward-voltage drop is reflected to the auxiliary winding side as (Vo+VF) x Na/Ns. Since the diode forward-voltage drop decreases as current decreases, the auxiliary winding voltage reflects the output voltage best at the end of diode conduction time where the diode current diminishes to zero. Thus, by sampling the winding voltage at the end of the diode conduction time, the output voltage information can be obtained. The internal error amplifier for output voltage regulation (EA_V) compares the sampled voltage with internal precise reference to generate error voltage (VCOMV), which determines the duty cycle of the MOSFET in CV mode. Meanwhile, the output current can be estimated using the peak drain current and inductor current discharge time because output current is same as the average of the diode current in steady state. The output current estimator picks up the peak value of the drain current with a peak detection circuit and calculates the output current using the inductor discharge time (tDIS) and switching period (ts). This output information is compared with internal precise reference to generate error voltage (VCOMI), which determines the duty cycle of the MOSFET in CC mode. With Fairchild's innovative technique TRUECURRENTTM, constant current (CC) output can be precisely controlled. Among the two error voltages, VCOMV and VCOMI, the smaller one determines the duty cycle. Therefore, during constant voltage regulation mode, VCOMV determines the duty cycle while VCOMI is saturated to HIGH. During
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4 www.fairchildsemi.com 10
constant current regulation mode, VCOMI determines the duty cycle while VCOMV is saturated to HIGH.
Np:Ns D + V DL Lm
ID
IO + VO L O A D
+ VF -
VAC
Ids
EA_I V COMI PWM Control V COMV EA_V IO Estimator Ref t DIS Detector VO Estimator Ref
CS RCS
VS VDD RS1 RS2 NA + Vw -
Primary-Side Regulation Controller
Figure 24. Simplified PSR Flyback Converter Circuit
I pk
I pk
NP NS
I D .avg = I o
VF
NA NS
VO
NA NS
Figure 25. Key Waveforms of DCM Flyback Converter
FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
Cable Voltage Drop Compensation
In cellular phone charger applications, the battery is located at the end of cable, which typically causes several percentage of voltage drop on the battery voltage. FSEZ1317 has a built-in cable voltage drop compensation that provides a constant output voltage at the end of the cable over the entire load range in CV mode. As load increases, the voltage drop across the cable is compensated by increasing the reference voltage of the voltage regulation error amplifier.
Operating Current
The FSEZ1317 operating current is as small as 2.5mA, which results in higher efficiency and reduces the VDD hold-up capacitance requirement. Once FSEZ1317 enters "deep" green mode, the operating current is reduced to 0.95mA, assisting the power supply in meeting power conservation requirements.
Green-Mode Operation
The FSEZ1317 uses voltage regulation error amplifier output (VCOMV) as an indicator of the output load and modulates the PWM frequency as shown in Figure 26. The switching frequency decreases as the load decreases. In heavy load conditions, the switching frequency is fixed at 50kHz. Once VCOMV decreases below 2.5V, the PWM frequency linearly decreases from 50kHz. When FSEZ1317 enters deep green mode, the PWM frequency is reduced to a minimum frequency of 370Hz, thus gaining power saving to meet international power conservation requirements. Figure 27. Frequency Hopping
High-Voltage Startup
Figure 28 shows the HV-startup circuit for FSEZ1317 applications. The HV pin is connected to the line input or bulk capacitor through a resistor, RSTART (100k recommended). During startup status, the internal startup circuit is enabled. Meanwhile, line input supplies the current, ISTARTUP, to charge the hold-up capacitor, CDD, through RSTART. When the VDD voltage reaches VDD-ON, the internal startup circuit is disabled, blocking ISTARTUP from flowing into the HV pin. Once the IC turns on, CDD is the only energy source to supply the IC consumption current before the PWM starts to switch. Thus, CDD must be large enough to prevent VDD from dropping down to VDD-OFF before the power can be delivered from the auxiliary winding.
Figure 26. Switching Frequency in Green Mode
Frequency Hopping
EMI reduction is accomplished by frequency hopping, which spreads the energy over a wider frequency range than the bandwidth measured by the EMI test equipment. FSEZ1317 has an internal frequency hopping circuit that changes the switching frequency between 47kHz and 53kHz over the period shown in Figure 27.
1 2 3 4
8 7 5
Figure 28. HV Startup Circuit
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4
www.fairchildsemi.com 11
FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
Under-Voltage Lockout (UVLO)
The turn-on and turn-off thresholds are fixed internally at 16V and 5V, respectively. During startup, the hold-up capacitor must be charged to 16V through the startup resistor to enable the FSEZ1317. The hold-up capacitor continues to supply VDD until power can be delivered from the auxiliary winding of the main transformer. VDD is not allowed to drop below 5V during this startup process. This UVLO hysteresis window ensures that hold-up capacitor properly supplies VDD during startup.
Over-Temperature Protection (OTP) The built-in temperature-sensing circuit shuts down PWM output if the junction temperature exceeds 140C. Pulse-by-pulse Current Limit When the sensing voltage across the current-sense resistor exceeds the internal threshold of 0.8V, the MOSFET is turned off for the remainder of switching cycle. In normal operation, the pulse-by-pulse current limit is not triggered since the peak current is limited by the control loop. Leading-Edge Blanking (LEB) Each time the power MOSFET switches on, a turn-on spike occurs at the sense resistor. To avoid premature termination of the switching pulse, a leading-edge blanking time is built in. During this blanking period, the current-limit comparator is disabled and cannot switch off the gate driver. As a result conventional RC filtering can be omitted.
Protections
The FSEZ1317 has several self-protection functions, such as Over-Voltage Protection (OVP), OverTemperature Protection (OTP), and pulse-by-pulse current limit. All the protections are implemented as auto-restart mode. Once the abnormal condition occurs, the switching is terminated and the MOSFET remains off, causing VDD to drop. When VDD drops to the VDD turn-off voltage of 5V, internal startup circuit is enabled again and the supply current drawn from the HV pin charges the hold-up capacitor. When VDD reaches the turn-on voltage of 16V, normal operation resumes. In this manner, the auto-restart alternately enables and disables the switching of the MOSFET until the abnormal condition is eliminated (see Figure 29).
Gate Output
The FSEZ1317 output stage is a fast totem-pole gate driver. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability. The output driver is clamped by an internal 15V Zener diode to protect the power MOSFET transistors against undesired over-voltage gate signals.
Built-In Slope Compensation
The sensed voltage across the current-sense resistor is used for current mode control and pulse-by-pulse current limiting. Built-in slope compensation improves stability and prevents sub-harmonic oscillations due to peak-current mode control. The FSEZ1317 has a synchronized, positive-slope ramp built-in at each switching cycle.
Noise Immunity
Noise from the current sense or the control signal can cause significant pulsewidth jitter, particularly in continuous-conduction mode. While slope compensation helps alleviate these problems, further precautions should still be taken. Good placement and layout practices should be followed. Avoiding long PCB traces and component leads, locating compensation and filter components near the FSEZ1317, and increasing the power MOS gate resistance are advised. Figure 29. Auto-Restart Operation
VDD Over-Voltage Protection (OVP) VDD over-voltage protection prevents damage from overvoltage conditions. If the VDD voltage exceeds 24V at open-loop feedback condition, OVP is triggered and the PWM switching is disabled. The OVP has a debounce time (typically 200s) to prevent false triggering due to switching noises.
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4
www.fairchildsemi.com 12
FSEZ1317 --Primary-Side-Regulation PWM with POWER MOSFET Integrated
Typical Application Circuit (Primary-Side Regulated Flyback Charger)
Application Cell Phone Charger Fairchild Devices FSEZ1317 (SOP-7) Input Voltage Range 90~265VAC Output 5V/0.7A (3.5W) Output DC cable AWG26, 1.8 Meter
Features
High efficiency (>65.5% at full load) meeting EPS 2.0 regulation with enough margin Low standby (Pin<30mW at no-load condition)
Figure 30. Measured Efficiency
Figure 31.
Standby Power
Figure 32. Schematic of Typical Application Circuit
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4
www.fairchildsemi.com 13
FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
Typical Application Circuit (Continued)
Transformer Specification
Core: EE16 Bobbin: EE16
Figure 33. Transformer Specification Notes: 6. When W4R's winding is reversed winding, it must wind one layer. 7. When W2 is winding, it must wind three layers and put one layer of tape after winding the first layer.
No.
W1 W2 W3 W4
Terminal S
4 3 1 7
F
5 1 9
Wire
2UEW 0.23*2 2UEW 0.17*1 COPPER SHIELD TEX-E 0.55*1 CORE ROUNDING TAPE
ts
15 41 39 37 1.2 9
Insulation ts
2 1 0 2 3 3 3
Barrier Tape Primary Seconds
Pin
Primary-Side Inductance Primary-Side Effective Leakage 13 13
Specification
2.25mH 7% 80H 5%
Remark
100kHz, 1V Short One of the Secondary Windings
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4
www.fairchildsemi.com 14
FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
Physical Dimensions
Figure 34. 7-Lead, Small Outline Package (SOP-7)
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4 www.fairchildsemi.com 15
FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
Physical Dimensions
9.40 9.00
7 5
6.60 6.20
1
4
(0.56)
5.08 MAX
3.60 3.20
7.62
0.33
2.54
3.60 3.00 0.56 0.36 1.62 1.42
7.62
0.35 0.20 9.91 7.62
NOTES: UNLESS OTHERWISE SPECIFIED A) THIS PACKAGE COMPLIES TO JEDEC MS-001, VARIATION BA, EXCEPT FOR TERMINAL COUNT (7 RATHER THAN 8) B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994 E) DRAWING FILENAME AND REVISION: MKT-NA07BREV2 Figure 35. 7-Lead, Dual inline Package (DIP-7)
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4
www.fairchildsemi.com 16
FSEZ1317 -- Primary-Side-Regulation PWM with POWER MOSFET Integrated
(c) 2009 Fairchild Semiconductor Corporation FSEZ1317 * Rev. 1.0.4
www.fairchildsemi.com 17

▲Up To Search▲

Price & Availability of FSEZ1317

	To Download FSEZ1317 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .